MEMORY cmos

$4 \times 512 \text{ K} \times 32 \text{ BIT}$ SYNCHRONOUS DYNAMIC RAM

MB81F643242C-60/-70/-10

CMOS 4-Bank \times 524,288-Word \times 32 Bit Synchronous Dynamic Random Access Memory

■ DESCRIPTION

The Fujitsu MB81F643242C is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 32-bit format. The MB81F643242C features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81F643242C SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a conventional DRAM.

The MB81F643242C is ideally suited for workstations, personal computers, laser printers, high resolution graphic adapters/accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.

■ PRODUCT LINE & FEATURES

Damamastan			MB81F643242C		Reference			
Parameter		-60	-70	-10	Value@ 67 MHz, CL=3			
CL - trcd - trp	CL = 2	2 - 2 - 2 clk min.						
CL - IRCD - IRP	CL = 3	3 - 3 - 3 clk min.						
Clock Frequency		167 MHz max.	143 MHz max.	100 MHz max.	67 MHz max.			
Burst Mode Cycle Time	CL = 2	10 ns min.	10 ns min.	15 ns min.	20 ns min.			
Burst Wode Cycle Time	CL = 3	6 ns min.	7 ns min.	10 ns min.	15 ns min.			
Access Time from Clock	CL = 2	6 ns max.	6 ns max.	7 ns max.	7 ns max.			
Access Time Irom Clock	CL = 3	5.5 ns max.	5.5 ns max.	7 ns max.	7 ns max.			
Operating Current	1	165 mA max.	155 mA max.	115 mA max.	100 mA max.			
Power Down Mode Curre	nt (Icc2P)	2 mA max.						
Self Refresh Current (Icca)	2 mA max.						

- Single +3.3 V Supply ±0.3 V tolerance
- LVTTL compatible I/O interface
- 4 K refresh cycles every 64 ms
- Four bank operation
- Burst read/write operation and burst read/single write operation capability
- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 15.6 μs)
- CKE power down mode
- Output Enable and Input Data Mask

■ PACKAGE

86 pin Plastic TSOP(II) Package




(FPT-86P-M01) (Normal Bend)

Package and Ordering Information


- 86-pin plastic (10.16 \times 22.22 mm) TSOP-II without SCITT Function, order as MB81F643242C- $\times\times$ FN
- 86-pin plastic (10.16 \times 22.22 mm) TSOP-II with SCITT Function, order as MB81F643242C- $\times\times$ FN-S

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Pin Number	Symbol	Function
1, 3, 9, 15, 29, 35, 41, 43, 49, 55, 75, 81	Vcc, Vccq	Supply Voltage
2, 4, 5, 7, 8, 10, 11, 13, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56, 74, 76, 77, 79, 80, 82, 83, 85	DQ ₀ to DQ ₃₁	Data I/O
6, 12, 32, 38, 44, 46, 52, 58, 72, 78, 84, 86	Vss, Vssq	Ground
14, 21, 30, 57, 69, 70, 73	N.C.	No Connection
17	WE	Write Enable
18	CAS	Column Address Strobe
19	RAS	Row Address Strobe
20	<u>CS</u>	Chip Select
22, 23	BA ₁ , BA ₀	Bank Select (Bank Address)
24	AP	Auto Precharge Enable
24, 25, 26, 27, 60, 61, 62, 63, 64, 65, 66	A ₀ to A ₁₀	Address Input • Row: A ₀ to A ₁₀ • Column: A ₀ to A ₇
67	CKE	Clock Enable
68	CLK	Clock Input
16, 28, 59, 71	DQM ₀ to DQM ₃	Input Mask/Output Enable

■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE Note *1

COMMAND TRUTH TABLE Note *2, *3, and *4

Function	Notes	Symbol	Cł	(E	cs	RAS	CAS	WE	BA ₁ ,	A 10	A ₉ to	A ₇ to
Function	Motes	Symbol	n-1	n	CS	NAS	CAS	VV L	BAo	(AP)	A ₈	A ₀
Device Deselect	*5	DESL	Н	Χ	Н	Х	Х	Х	Х	Х	Χ	Χ
No Operation	*5	NOP	Н	Χ	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Н	Χ	L	Н	Н	L	Х	Х	Χ	Χ
Read	*6	READ	Н	Χ	L	Н	L	Н	V	L	Χ	V
Read with Auto-precharge	*6	READA	Н	Χ	L	Н	L	Н	V	Н	Χ	V
Write	*6	WRIT	Н	Χ	L	Н	L	L	V	L	Χ	V
Write with Auto-precharge	*6	WRITA	Н	Χ	L	Н	L	L	V	Н	Χ	V
Bank Active	*7	ACTV	Н	Χ	L	L	Н	Н	V	V	V	V
Precharge Single Bank		PRE	Н	Χ	L	L	Н	L	V	L	Х	Х
Precharge All Banks		PALL	Н	Χ	L	L	Н	L	Х	Н	Х	Χ
Mode Register Set	*8, *9	MRS	Н	Χ	L	L	L	L	L	L	V	V

Notes: *1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

- *2. All commands assumes no CSUS command on previous rising edge of clock.
- *3. All commands are assumed to be valid state transitions.
- *4. All inputs are latched on the rising edge of clock.
- *5. NOP and DESL commands have the same effect on the part. Unless specifically noted, NOP will represent both NOP and DESL command in later descriptions.
- *6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION".
- *7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- *8. Required after power up.
- *9. MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to "STATE DIAGRAM" in section "

 FUNCTIONAL DESCRIPTION".

DQM TRUTH TABLE

Function	Symbol	CI	DQMi *1, *2	
Function	Symbol	n-1	n	DQWII ", -
Data Write/Output Enable	ENBi *1	Н	Х	L
Data Mask/Output Disable	MASKi *1	Н	Х	Н

Notes: *1. i = 0, 1, 2, 3

*2. DQMo for DQo to DQ7, DQM1 for DQ8 to DQ15, DQM2 for DQ16 to DQ23, DQM3 for DQ24 to DQ31,

CKE TRUTH TABLE

Current	Function	Notes	Symbol	CI	ΚE	CS	RAS	CAS	WE	BA ₁ ,	A 10	A ₉
State	Function	Notes	Symbol	n-1	n	CS	NAS	CAS	VV L	BAo	(AP)	A ₀
Bank Active	Clock Suspend Mode Entry	*1	CSUS	Н	L	Χ	Х	Х	Χ	Х	Х	Χ
Any (Except Idle)	Clock Suspend Continue	*1		L	L	Х	Х	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit			L	Н	Х	Х	Х	Х	Х	Х	Х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Χ
Idle	Self-refresh Entry	*2, *3	SELF	Н	L	L	L	L	Н	Х	Х	Χ
Self Refresh	Self-refresh Exit	*4	SELFX	L	Н	L	Н	Н	Н	Х	Х	Χ
Sell Reliesii	Sell-refresh Exit	4	SELFA	L	Н	Н	Х	Х	Х	Х	Х	Χ
Idla	Dower Down Entry	*2	DD	Н	L	L	Н	Н	Н	Х	Х	Χ
Idle	Power Down Entry	*3	PD	Н	L	Н	Х	Х	Χ	Х	Х	Χ
Davier Davie	Davier Davie Cvit			L	Н	L	Н	Н	Н	Х	Х	Χ
Power Down	Power Down Exit			L	Н	Н	Х	Х	Х	Х	Х	Χ

Notes: *1. The CSUS command requires that at least one bank is active. Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION".

NOP or DSEL commands should only be issued after CSUS and PRE(or PALL) commands asserted at the same time.

- *2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to "STATE DIAGRAM" in section "■ FUNCTIONAL DESCRIPTION".
- *3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.
- *4. CKE should be held high within one tRC period after tCKSP.

OPERATION COMMAND TABLE (Applicable to single bank)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Idle	Н	Х	Х	Х	X	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3, *6
	L	L	L	L	MODE	MRS	Mode Register Set *3, *7 (Idle after trsc)
Bank Active	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes		
Read	Н	х	Х	Х	х	DESL	NOP (Continue Burst to End \rightarrow Bank Active)		
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End → Bank Active)		
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active		
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP		
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4		
	L	L	Н	Н	BA, RA	ACTV	Illegal *2		
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle; Determine Precharge Type		
	L	L	L	Н	Х	REF/SELF	Illegal		
	L	L	L	L	MODE	MRS	Illegal		
Write	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End → Bank Active)		
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End → Bank Active)		
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active		
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; *4 Determine AP		
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP		
	L	L	Н	Н	BA, RA	ACTV	Illegal *2		
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; Determine Precharge Type		
	L	L	L	Н	Х	REF/SELF	Illegal		
	L	L	L	L	MODE	MRS	Illegal		

(Continued)

Current State	cs	RAS	CAS	WE	Addr	Command	Function Notes
Read with Auto- precharge	Н	Х	х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write with Auto- precharge	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Pre- charging	Н	Х	Х	Х	Х	DESL	NOP (Idle after t _{RP})	
Charging	L	Н	Н	Н	Х	NOP	NOP (Idle after t _{RP})	
	L	Н	Н	L	Х	BST	NOP (Idle after t _{RP})	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank)	*5
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank Activating	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after tRCD)	
Activating	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after t _{RC})
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after t _{RC})
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS	Illegal
Mode Register	Н	Х	Х	Х	Х	DESL	NOP (Idle after t _{RSC})
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after trsc)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Х	Х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

ABBREVIATIONS:

RA = Row Address BA = Bank Address CA = Column Address AP = Auto Precharge

Notes: *1. All entries in OPERATION COMMAND TABLE assume the CKE was High during the proceeding clock cycle and the current clock cycle.

Illegal means don't used command. If used, power up sequence be asserted after power shut down.

- *2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- *3. Illegal if any bank is not idle.
- *4. Must satisfy bus contention, bus turn around, and/or write recovery requirements. Refer to "TIMING DIAGRAM -11 & -12" in section "■ TIMING DIAGRAMS".
- *5. NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- *6. SELF command should only be issued after the last read data have been appeared on DQ.
- *7. MRS command should only be issued on condition that all DQ are in Hi-Z.

COMMAND TRUTH TABLE FOR CKE Note *1

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	Х	Invalid
renesii	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t _{RC})
	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t _{RC})
	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idle after tRC
	Н	Н	L	Н	Н	Н	Х	Idle after tRC
	Н	Н	L	Н	Н	L	Х	Illegal
	Н	Н	L	Н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	Н	Х	Х	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal *2

(Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Power Down	Н	Х	Х	Х	Х	Χ	Х	Invalid
DOWIT	L	Н	Н	Х	Х	Х	Х	Exit Power Down Mode → Idle
	L	Н	L	Н	Н	Н	Х	Exit Power Down Mode → Idie
	L	L	Х	Х	Х	Χ	Х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
All Banks Idle	Н	Н	Н	Х	Х	Х	MODE	Refer to the Operation Command Table.
luie	Н	Н	L	Н	Х	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	Н	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table.
	Н	L	Н	Х	Х	Х	Х	Power Down
	Н	L	L	Н	Н	Н	Х	Power Down
	Н	L	L	Н	Н	L	Х	Illegal
	Н	L	L	Н	L	Х	Х	Illegal
	Н	L	L	L	Н	Х	Х	Illegal
	Н	L	L	L	L	Н	Х	Self-refresh *3
	Н	L	L	L	L	L	Х	Illegal
	L	Х	Х	Х	Х	Х	Х	Invalid

(Continued)

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr	Function Notes
Bank Active, Bank	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
Activating, Read/Write	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle
	L	Х	Χ	X	Х	Х	Х	Invalid
Clock	Н	Х	Χ	Х	Х	Х	Х	Invalid
Suspend	L	Н	Χ	Х	Х	Х	Х	Exit Clock Suspend next cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Any State Other Than	L	Х	Х	Х	Х	Х	Х	Invalid
Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
	Н	L	Х	Х	Х	Х	Х	Illegal

Notes: *1. All entries in "COMMAND TRUTH TABLE FOR CKE" are specified at CKE(n) state and CKE input from CKE(n-1) to CKE(n) state must satisfy corresponding set up and hold time for CKE.

- *2. CKE should be held High for tRC period.
- *3. SELF command should only be issued after the last data have been appeared on DQ.

■ FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig. 2 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

CLOCK INPUT (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

CHIP SELECT (CS)

 $\overline{\text{CS}}$ enables all commands inputs, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$, and address input. When $\overline{\text{CS}}$ is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, $\overline{\text{CS}}$ can be tied to ground level.

COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDRAM operation, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE input in conjunction with CS input at a rising edge of the CLK determines SDRAM operation. Refer to "■ FUNCTIONAL TRUTH TABLE".

ADDRESS INPUT (Ao to A10)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of nineteen address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (BA₀, BA₁)

This SDRAM has four banks and each bank is organized as 512 K words by 32-bit. Bank selection by BA₀, BA₁ occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

DATA INPUT AND OUTPUT (DQ₀ to DQ₃₁)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac; from the bank active command when tree (min) is satisfied. (This parameter is reference only.)

tcac; from the read command when tRCD is greater than tRCD (min). (This parameter is reference only.)

tac ; from the clock edge after trac and toac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toh).

DATA I/O MASK (DQM)

DQM is an active high enable input and has an output disable and input mask function. During burst cycle and when DQM₀ to DQM₃ = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type. DQM₀, DQM₁, DQM₂, DQM₃, controls DQ₀ to DQ₇, DQ₈ to DQ₁₅, DQ₁₆ to DQ₂₃, DQ₂₄ to DQ₃₁, respectively.

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tac and tok, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	ı	Method (Assert the following command)
Burst Read	Burst Read		Read Command
Durat Dood	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
Burst Read	burst write	2nd Step	Write Command after lowd
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for A_0 and A_2 . If the first access of column address is even (0), the next address will be odd (1), or vice-versa. When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0).

Burst Length	Starting Column Address A ₂ A ₁ A ₀	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
2	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
4	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to "TIMING DIAGRAM - 8" in section "■ TIMING DIAGRAMS".

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (trp).

The precharged bank is selected by combination of AP and BA $_0$, BA $_1$ when Precharge command is asserted. If AP = High, all banks are precharged regardless of BA $_0$, BA $_1$ (PALL). If AP = Low, a bank to be selected by BA $_0$, BA $_1$ is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to "■ FUNCTIONAL TRUTH TABLE".

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16 μs or a total 4096 refresh commands within a 64 ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ

Notes: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum tcksp after CKE brought high, and then the No Operation command (NOP) or the Deselect command (DESL) should be asserted within one tRC period. CKE should be held High within one tRC period after tcksp. Refer to "TIMING DIAGRAM -16" in section "■ TIMING DIAGRAMS" for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

Notes: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted after the self-refresh exit.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to "■ MODE REGISTER TABLE".

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.


The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to "POWER-UP INITIALIZATION" below.


POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 100 μ s.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 2 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh command (REF).





■ BANK OPERATION COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

Second command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA *4	PRE	PALL	REF	SELF	BST
MRS	trsc	t rsc					t rsc	trsc	trsc	t rsc	trsc
ACTV			t RCD	trcd	t RCD	trcd	t ras	t ras			1
READ			1	1	*5 1	*5 1	*4 1	*4 1			1
READA	*1,*2 BL + t _{RP}	BL + t _{RP}					BL *4 + t _{RP}	BL *4 + t _{RP}	BL *2 + t _{RP}	*2,*7 BL + t _{RP}	
WRIT			t wr	t wr	1	1	*4 t DPL	*4 t DPL			1
WRITA	BL-1 + t _{DAL}	BL-1 + t _{DAL}					BL-1 + t _{DAL}	BL-1 + t _{DAL}	BL-1 + tdal	BL-1 + t _{DAL}	
PRE	*2,*3 t RP	t _{RP}					1	1	*2 t RP	*2,*6 t RP	1
PALL	*3 t RP	t _{RP}					1	1	t _{RP}	*6 t RP	1
REF	t RC	trc					t RC	t RC	trc	trc	t RC
SELFX	t rc	trc					t rc	t rc	t RC	t RC	t RC

Notes: *1. If trp(min.)<CLxtck, minimum latency is a sum of (BL+CL)xtck.

- *2. Assume all banks are in Idle state.
- *3. Assume output is in High-Z state.
- *4. Assume tras(min.) is satisfied.
- *5. Assume no I/O conflict.
- *6. Assume after the last data have been appeared on DQ.
- *7. If trp(min.)<(CL-1)×tck, minimum latency is a sum of (BL+CL-1)×tck.

Illegal Command

■ MULTI BANK OPERATION COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second command (other bank) First command	MRS	ACTV	READ 5.	READA 5,*,5	WRIT	WRITA	PRE	PALL	REF	SELF	BST
MRS	trsc	trsc					trsc	trsc	trsc	t rsc	trsc
ACTV		*2 t rrd	1	1	*7 1	*7 1	*6,*7 1	*7 t ras			1
READ		*2,*4 1	1	1	*10 1	*10 1	*6 1	*6 1			1
READA	*1,*2 BL+ t _{RP}	*2,*4 1	*6 1	*6 1	*6,*10 1	*6,*10 1	*6 1	*6 BL+ t _{RP}	*2 BL+ t _{RP}	*2,*9 BL+ t _{RP}	
WRIT		*2,*4 1	1	1	1	1	*6 1	*6 t dpl			1
WRITA	BL-1 + t _{DAL}	*2,*4 1	*6 1	*6 1	*6 1	*6 1	*6	BL-1 + t _{DAL}	BL-1 + t _{DAL}	BL-1 + t _{DAL}	
PRE	*2,*3 t RP	*2,*4 1	*7 1	*7 1	*7 1	*7 1	*6,*7 1	*7 1	*2 t RP	*2,*8 t RP	1
PALL	*3 t RP	t RP					1	1	t RP	*8 t RP	1
REF	t RC	trc					trc	trc	trc	trc	trc
SELFX	t rc	t RC					t RC	trc	trc	trc	trc


- Notes: *1. If trp(min.)<CL×tck, minimum latency is a sum of (BL+CL)×tck.
 - *2. Assume bank of the object is in Idle sate.
 - *3. Assume output is in High-Z sate.
 - *4. trrd(min.) of other bank (second command will be asserted) is satisfied.
 - *5. Assume other bank is in active, read or write state.*6. Assume tras(min.) is satisfied.

 - *7. Assume other banks are not in READA/WRITA state.
 - *8. Assume after the last data have been appeared on DQ.
 - *9. If trp(min.)<(CL-1)×tck, minimum latency is a sum of (BL+CL-1)×tck.
 - *10. Assume no I/O conflict.



Illegal Command

■ MODE REGISTER TABLE



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vccq	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Short Circuit Output Current	Іоит	±50	mA
Power Dissipation	P _D	1.3	W
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage		Vcc, Vccq	3.0	3.3	3.6	V
Supply Voltage		Vss, Vssq	0	0	0	3.6 V 0 V Vcc + 0.5 V 0.8 V
Input High Voltage	*1	VIH	2.0	_	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	70	°C

Notes:



WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz})$$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Except for CLK	C _{IN1}	2.5	_	5.0	pF
Input Capacitance for CLK	C _{IN2}	2.5	_	4.0	pF
I/O Capacitance	C _{I/O}	4.0	_	6.5	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note *1, *2, and 3*

Para	meter	Symbol	Condition	Va	lue	Unit
Faia	imeter	Syllibol	Condition	Min.	Max.	Ullit
Output High Voltage		V _{OH(DC)}	$I_{OH} = -2 \text{ mA}$	2.4	_	V
Output Low Voltage		Vol(DC)	IoL = 2 mA	_	0.4	V
Input Leakage Current ((Any Input)	lu	0 V \leq V _{IN} \leq V _{CC} ; All other pins not under test = 0 V	- 5	5	μА
Output Leakage Curren	t	ILO	0 V ≤ V _{IN} ≤ V _{CC} ; Data out disabled	– 5	5	μА
	MB81F643242C-60		Burst: Length = 1		165	
Operating Current	terating Current Verage Power MB81F643242C-70 MB81F643242C-70 Icc1 trac = min, tck = min One bank active Output pin open Addresses changed up to		155	mA		
Supply Current)	MB81F643242C-10	ICC1	1-time during trc (min)	_	in. Max. .4 — .4 0.4 .5 5 .5 5 .165	
			$V_{\text{IH}} \text{ min} \leq V_{\text{IN}} \leq V_{\text{CC}}$			
		Ісс2Р	CKE = V_{IL} All banks idle $t_{CK} = min$ Power down mode $0 \ V \le V_{IN} \le V_{IL} max$ $V_{IH} min \le V_{IN} \le V_{CC}$	_	2	mA
		Icc2PS	$\begin{array}{l} CKE = V_{IL} \\ All \ banks \ idle \\ CLK = V_{IH} \ or \ V_{IL} \\ Power \ down \ mode \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CC} \end{array}$	_	1	mA
Precharge Standby Current (Power Supply Current)		ICC2N	CKE = V_{IH} All banks idle, t_{CK} = 15 ns NOP commands only, Input signals (except to CMD) are changed 1 time during 30 ns $0 \text{ V} \leq V_{IN} \leq V_{IL} \text{ max}$ $V_{IH} \text{ min} \leq V_{IN} \leq V_{CC}$	_	12	mA
		Icc2NS	CKE = V_{IH} All banks idle CLK = V_{IH} or V_{IL} Input signal are stable $0 \ V \le V_{IN} \le V_{IL} \max$ $V_{IH} \min \le V_{IN} \le V_{CC}$	_	2	mA

(Continued)

Dai	ameter	Symbol	Condition	Va	Unit	
rai	ameter	Symbol	Condition	Min.	Max.	Unit
		Іссзр	$\begin{tabular}{ll} CKE = V_{IL} \\ Any bank active \\ tc\kappa = min \\ 0 \ V \le V_{IN} \le V_{IL} max \\ V_{IH} \ min \le V_{IN} \le V_{CC} \\ \end{tabular}$	_	2	mA
		Іссзрѕ	$\begin{array}{l} CKE = V_{IL} \\ Any \ bank \ active \\ CLK = V_{IH} \ or \ V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CC} \end{array}$	_	1	mA
Active Standby Current (Power Supply Current)		Іссзи	CKE = VIH Any bank active tck = 15 ns NOP commands only, Input signals (except to CMD) are changed 1 time during 30 ns $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \text{ max}$ VIH min $\leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$	_	25	mA
		Icc3NS $CKE = V_{IH}$ Any bank idle $CLK = V_{IH}$ or V_{IL} Input signals are stable $0 \ V \le V_{IN} \le V_{IL}$ max V_{IH} min $\le V_{IN} \le V_{CC}$		25	mA	
	MB81F643242C-60		tck = min		305	
Burst mode Current	MB81F643242C-70		Burst Length = 4 Output pin open		260	
(Average Power Supply Current)	MB81F643242C-10	Icc4	All banks active Gapless data	_	185	mA
,	Reference Value *4 @67MHz (CL=3)		$\begin{array}{l} 0 \ V \leq V_{IN} \leq V_{IL} max \\ V_{IH} max \leq V_{IN} \leq V_{CC} \end{array}$		125	
	MB81F643242C-60		Auto-refresh;		235	
Refresh Current #1	MB81F643242C-70		tck = min		220	
(Average Power Supply Current)	MB81F643242C-10	Iccs	trc = min $0 \text{ V} \le V_{IN} \le V_{IL} \text{ max}$	_	155	mA
,	Reference Value *4 @67MHz (CL=3)		V _I H max ≤ V _I N ≤ V _C C		125	
@67MHz (CL=3) Refresh Current #2 (Average Power Supply Current)		Icc6	Self-refresh; tc κ = min CKE \leq 0.2 V 0 V \leq VIN \leq VIL max VIH max \leq VIN \leq VCC	_	2	mA

Notes: *1. All voltage are referenced to Vss.

- *2. DC characteristics are measured after following the POWER-UP INITIALIZATION procedure in section "■ FUNCTIONAL DESCRIPTION".
- *3. Icc depends on the output termination or load conditions, clock cycle rate, signal clocking rate. The specified values are obtained with the output open and no termination register.
- *4. This value is for reference only.

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note *1, 2, and *3

Parameter Notes		Symbol		MB81F643242C -60		MB81F643242C -70		643242C 10	Reference @67MH	e Value *4 Iz, CL=3	Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Olaska Danisa d	CL = 2	t CK2	10		10		15		20		ns
Clock Period	CL = 3	t cкз	6	_	7	_	10	_	15	_	ns
Clock High Time	*5	t cH	2.5	_	2.5	_	3	_	4	_	ns
Clock Low Time	*5	t cl	2.5	_	2.5	_	3	_	4	_	ns
Input Setup Time	*5	t sı	1.5	_	2	_	2	_	3	_	ns
Input Hold Time	*5	t HI	1	_	1	_	1	_	1	_	ns
Access Time *5,*6,	CL = 2	t AC2	_	6		6	7	7	7	ns	
from Clock *7 (tck = min)	CL = 3	t AC3		5.5		5.5	_	7	_	7	ns
Output in Low-Z	*5	t LZ	1	_	1	_	1	_	1	_	ns
Output in	CL = 2	t HZ2	0.5	6		6		7	2	7	ns
High-Z *5,*8	CL = 3	t HZ3	2.5	5.5	2.5	5.5	3	7	3	7 1 — 7 3 7 7	ns
Output Hold	CL = 2		0.5		0.5						ns
Time *5,*7	CL = 3	t он	2.5	_	2.5	_	3	_	3	_	ns
Time between Auto-Ref	resh *4	t refi	_	15.6	_	15.6	_	15.6	_	15.6	μs
Time between Refresh		t REF	_	64	_	64	_	64	_	64	ms
Transition Time		t⊤	0.5	10	0.5	10	0.5	10	0.5	10	ns
CKE Setup Time for Po Down Exit Time	wer *5	t CKSP	1.5	_	2	_	3		3	_	ns

BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter Notes		Symbol	MB81F643242C -60		MB81F643242C -70		MB81F643242C -10		Reference Value *4 @ 67MHz, CL=3		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
RAS Cycle *9 t _{RC}		t RC	60	_	63	_	90	_	110	_	ns
RAS Precharge Time		t RP	18	_	20	_	30	_	40	_	ns
RAS Active Time		t ras	42	110K	42	110K	60	110K	70	110K	ns
RAS to CAS Delay Time		t RCD	18	_	20	_	30	_	30	_	ns
Write Recovery Time		t wr	6	_	7	_	10	_	15	_	ns
RAS to RAS Bank Active Delay Time		t rrd	12	_	14	_	20	_	30	_	ns
Data-in to Precharge Lead Time		t DPL	7	_	7	_	10	_	15	_	ns
Data-in to Active/ Refresh Command Period	CL=2	t _{DAL2}	1 cyc + t _{RP}	_	1 cyc + t _{RP}	_	1 cyc + t _{RP}	_	1 cyc + t _{RP}	_	ns
	CL=3	t DAL3	2 cyc + t _{RP}	_	2 cyc + t _{RP}	_	2 cyc + t _{RP}	_	2 cyc + t _{RP}	_	ns
Mode Resister Set Cycle Time		trsc	12	_	14	_	20	_	30	_	ns

CLOCK COUNT FORMULA Note *10

 $\begin{tabular}{ll} Clock \ge & \frac{Base\ Value}{Clock\ Period} & (Round\ off\ a\ whole\ number) \end{tabular}$

LATENCY - FIXED VALUES


(The latency values on these parameters are fixed regardless of clock period.)

Parameter	Symbol	MB81F643242C -60	MB81F643242C -70	MB81F643242C -10	Unit	
CKE to Clock Disable	Іске	1	1	1	cycle	
DQM to Output in High-Z	logz	2	2	2	cycle	
DQM to Input Data Delay	IDQD	0	0	0	cycle	
Last Output to Write Command Dela	lowd	2	2	2	cycle	
Write Command to Input Data Delay	IDWD	0	0	0	cycle	
Precharge to Outputing	CL = 2	IROH2	2	2	2	cycle
High-Z Delay	CL = 3	Iroнз	3	3	3	cycle
Burst Stop Command to Output	CL = 2	I _{BSH2}	2	2	2	cycle
in High-Z Delay	CL = 3	Івѕнз	3	3	3	cycle
CAS to CAS Delay (min)	ICCD	1	1	1	cycle	
CAS Bank Delay (min)	Ісво	1	1	1	cycle	


Notes: *1. AC characteristics are measured after following the POWER-UP INITIALIZATION procedure in section "■ FUNCTIONAL DESCRIPTION".


- *2. AC characteristics assume $t_T = 1$ ns and 30 pF of capacitive load.
- *3. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max). (See Fig. 5)
- *4. This value is for reference only.
- *5. If input signal transition time (tr) is longer than 1 ns; [(tr/2) -0.5] ns should be added to tac (max), thz (max), and toksp (min) spec values, [(tr/2) -0.5] ns should be subtracted from thz (min), thz (min), and toh (min) spec values, and (tr -1.0) ns should be added to toh (min), toh (min), tsi (min), and thi (min) spec values.
- *6. tac also specifies the access time at burst mode.
- *7. tac and ton are the specs value under OUTPUT LOAD CIRCUIT shown in Fig. 4.
- *8. Specified where output buffer is no longer driven.
- *9. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- *10. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).


Fig. 4 - OUTPUT LOAD CIRCUIT




Note: By adding appropriate correlation factors to the test conditions, t_{AC} and t_{OH} measured when the Output is coupled to the Output Load Circuit are within specifications.












■ TIMING DIAGRAMS





Notes: *1. The latency of CKE (Icke) is one clock.


- *2. During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output data remain the same data.
- *3. During the write mode, data at the next clock of CSUS command is ignored.








































- Notes: *1. All banks should be precharged prior to the first Auto-refresh command (REF).
 - *2. Bank select is ignored at REF command. The refresh address and bank select are selected by internal refresh counter.
 - *3. Either NOP or DESL command should be asserted during tac period while Auto-refresh mode.
 - *4. Any activation command such as ACTV or MRS command other than REF command should be asserted after the from the last REF command.






■ SCITT TEST MODE

ABOUT SCITT

SCITT (Static Component Interconnection Test Technology) is an XNOR circuit based test technology that is used for testing interconnection between SDRAM and SDRAM controller on the printed circuit boards. SCITT provides inexpensive board level test mode in combination with boundary-scan. The basic idea is simple, consider all output of SDRAM as output of XNOR circuit and each output pin has a unique mapping on the input of SDRAM. The ideal schematic block diagram is as shown below.



It is static and provides easy test pattern that result in a high diagnostic resolution for detecting all open/short faults. The MB81F643242C adopts SCITT as an optional function. See Package and "Ordering Information" in section "■ PACKAGE".

SCITT TEST SEQUENCE

The followings are the SCITT test sequence. SCITT Test can be executed after power-on and prior to Precharge command in POWER-UP INITIALIZATION. Once Precharge command is issued to SDRAM, it never get back to SCITT Test Mode during regular operation for the purpose of a fail-safe way in get in and out of test mode.

- 1. Apply power. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power for a minimum of 100us.
- 3. Enter SCITT test mode.
- 4. Execute SCITT test.
- 5. Exit from SCITT mode.

It is required to follow Power On Sequence to execute read or write operation.

- 6. Start clock. Attempt to maintain either NOP or DESL command at the input.
- 7. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 8. Assert minimum of 2 Auto-Refresh command (REF).
- 9. Program the mode register by Mode Register Set command (MRS).

The 3,4,5 steps define the SCITT mode available. It is possible to skip these steps if necessary (Refer to POWER-UP INITIALIZATION).

COMMAND TRUTH TABLE Note *1

	Control			Input				Output	
	CAS	CS	CKE	WE	RAS	A ₀ to A ₁₀ BA ₀ , BA ₁	DQM ₀ to DQM ₃	CLK	DQ ₀ to DQ ₃₁
SCITT mode entry	H→L *2	L	L	Х	Х	Х	Х	Х	Х
SCITT mode exit	L→H *3	H *5	L *5	Х	Х	Х	Х	Х	Х
SCITT mode output enable *4	L	L	Н	V	V	V	V	V	V

Notes: *1. L = Logic Low, H = Logic High, V = Valid, X = either L or H

- *2. The SCITT mode entry command assumes the first CAS falling edge with CS and CKE = L after power on.
- *3. The SCITT mode exit command assumes the first CAS rising edge after the test mode entry.
- *4. Refer the test code table.
- *5. \overline{CS} = H or CKE = L is necessary to disable outputs in SCITT mode exit.

TEST CODE TABLE

DQ₀ to DQ₃₁ output data is static and is determined by following logic during the SCITT mode operation.

$DQ_0 = \overline{RAS} xnor A_0$	$DQ_{11} = \overline{RAS} \times BA_1$	$DQ_{22} = A_0 \text{ xnor } A_4$
$DQ_1 = \overline{RAS} \times A_1$	$DQ_{12} = \overline{RAS} \times BA_0$	$DQ_{23} = A_0 \times A_5$
$DQ_2 = \overline{RAS} xnor A_2$	$DQ_{13} = \overline{RAS} \times DQM_0$	$DQ_{24} = A_0 \times A_6$
$DQ_3 = \overline{RAS} \times A_3$	$DQ_{14} = \overline{RAS} \times DQM_1$	$DQ_{25} = A_0 \times A_7$
$DQ_4 = \overline{RAS} \times A_4$	$DQ_{15} = \overline{RAS} \times DQM_2$	$DQ_{26} = A_0 \times A_8$
$DQ_5 = \overline{RAS} xnor A_5$	$DQ_{16} = \overline{RAS} \times DQM_3$	$DQ_{27} = A_0 \times A_9$
$DQ_6 = \overline{RAS} xnor A_6$	$DQ_{17} = \overline{RAS} \times CLK$	$DQ_{28} = A_0 \text{ xnor } A_{10}$
$DQ_7 = \overline{RAS} \times A_7$	$DQ_{18} = \overline{RAS} \times \overline{WE}$	$DQ_{29} = A_0 \times BA_1$
$DQ_8 = \overline{RAS} xnor A_8$	$DQ_{19} = A_0 \times A_1$	$DQ_{30} = A_0 \times BA_0$
DQ9 = RAS xnor A9	$DQ_{20} = A_0 \text{ xnor } A_2$	$DQ_{31} = A_0 \times DQM_0$
$DQ_{10} = \overline{RAS} xnor A_{10}$	$DQ_{21} = A_0 \text{ xnor } A_3$	
$\begin{array}{l} DQ_4 = \overline{RAS} \text{ xnor } A_4 \\ DQ_5 = \overline{RAS} \text{ xnor } A_5 \\ DQ_6 = \overline{RAS} \text{ xnor } A_6 \\ DQ_7 = \overline{RAS} \text{ xnor } A_7 \\ DQ_8 = \overline{RAS} \text{ xnor } A_8 \\ DQ_9 = \overline{RAS} \text{ xnor } A_9 \end{array}$	$\begin{array}{l} DQ_{15} = \overline{RAS} \; xnor \; DQM_2 \\ DQ_{16} = \overline{RAS} \; xnor \; DQM_3 \\ DQ_{17} = \overline{RAS} \; xnor \; CLK \\ DQ_{18} = \overline{RAS} \; xnor \; \overline{WE} \\ DQ_{19} = A_0 \; xnor \; A_1 \\ DQ_{20} = A_0 \; xnor \; A_2 \end{array}$	$DQ_{26} = A_0 \text{ xnor } A_8$ $DQ_{27} = A_0 \text{ xnor } A_9$ $DQ_{28} = A_0 \text{ xnor } A_{10}$ $DQ_{29} = A_0 \text{ xnor } BA_1$ $DQ_{30} = A_0 \text{ xnor } BA_0$


• EXAMPLE OF TEST CODE TABLE

Input bus	Output bus			
3 7 7 9	0 1 2 8 4 9 9 7 8 8 9 0 1 2 8 4 9 9 0 1			
RAS Ao Ao Ao Ao DOMMO DOMMO CLK				
	ринининининининининининининини			
	0			
)			
)			
)			
)			
)			
)			
	Н Н Н Н Н Н С Н Н Н Н Н Н Н Н Н Н Н Н Н			
	ннннннннн н н н н н н н н н н н н н н			
0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0)			
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0)			
$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0$)			
$0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \;$)			
)			
	1			
	1			
	1			
	1 H L			
1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	1			
1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1	1			
1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1	1 ннннннн н н н н н н н н н н н н н н			
1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1	1 нннннннн ннннннннннннннн н н н н н н			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 <mark> ннннннннн н нннннннннннннннн н н н </mark>			
	1 ннннннннннь нннннннннннннннн			
	1			
	1			
	11			
	1			
	1			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1			
0 = input	Low, 1 = Input High, L = output Low, H = output High			


AC SPECIFICATION

Parameter	Description	Minimum	Maximum	Units
t ⊤s	Test mode entry set up time	10	_	ns
tтн	Test mode entry hold time	10	_	ns
t epd	Test mode exit to power on sequence delay time	10	_	ns
t TLZ	Test mode output in Low-Z time	0	_	ns
tтнz	Test mode output in High-Z time	0	20	ns
t TCA	Test mode access time from control signals (output enable & chip select)	_	40	ns
t tia	Test mode Input access time	_	20	ns
t тон	Test mode Output Hold time	0	_	ns
t etd	Test mode entry to test delay time	10	_	ns
t тıн	Test mode input hold time	30	_	ns


TIMING DIAGRAMS





- **Notes:** *1. SCITT is enabled if $\overline{CS} = L$, CKE = L, $\overline{CAS} = L$ at just power on.
 - *2. All output buffers maintains in High-Z state regardless of the state of control signals as long as the above timing is maintained.
 - *3. CAS must not be brought from High to Low.





- *2. PRE or PALL commands must not be asserted. Test mode is disable by those commands.
- *3. Outputs must be disabled by \overline{CS} = H or CKE = L before Exit.












■ PACKAGE DIMENSION





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division

3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan
New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F0001

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.